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IEEE, Pooya Davari, Senior Member, IEEE, and Huai Wang, Senior Member, IEEE
Abstract—Compared with conventional power factor correc-
tion (PFC) topologies, although dual-converter cell-based bridge-
less topologies usually have higher efficiency, most of them suffer
from high component counts. Thus, this paper proposes general
topology simplification methods for these topologies. Besides,
several selected converter cells are exemplified to show the specific
topology simplification processes and the performance of the
resultant simplified topologies is reviewed. Meanwhile, based on
the same design specifications, in order to provide an unbiased
quantitative topology comparison in terms of power loss, cost, and
volume, this paper introduces a consistent component database-
based design procedure with electrical, thermal, and cost models.
As case studies, the conventional and two selected bridgeless
buck-boost type topologies are compared by following the design
procedure. The comparison results are analyzed to provide a
reference for topology selection. Three prototypes are built and
tested to verify the theoretical analysis.
Index Terms—PFC, bridgeless converters, topology simplifica-
tion, consistent design, comparison, buck-boost converter.
I. INTRODUCTION
BRIDGELESS power factor correction (PFC) topologieswithout diode bridges are gaining popularity in recent
years due to the efficiency improvement by the removal of
conducting diodes [1]–[7]. Their applications range from rel-
atively high power industry to hundred watts household elec-
tronic products, e.g., a bridgeless interleaved boost topology
for a 3.4-kW electric vehicle battery charger [4], an interleave
totem-pole bridgeless boost topology with a triangular current
mode control in telecom applications [5], a bridgeless buck-
boost topology with the variable DC-link voltage control for a
250-W (rated power) adjustable speed motor drive [6], an 100-
W bridgeless without electrolytic capacitors as a light-emitting
diode (LED) driver [7], etc.
Seen from the topology view, the conventional PFC topol-
ogy requires at least one diode bridge to transfer AC to
DC and then a cascaded DC-DC converter to shape the
input current into sinusoidal, i.e., reduce the total harmonic
distortions (THD) and obtain a high power factor (PF). Thus,
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Fig. 1. Bridgeless topology derivation with dual converter cells in IPOP and
IPOS configurations [8]: (a) IPOP-I with eliminated diodes in the high legs of
a diode bridge, (b) IPOP-II with eliminated diodes in the low legs of a diode
bridge, and (c) IPOS with eliminated diodes in one leg of a diode bridge.
as shown in Fig. 1, to eliminate the diode bridge, one straight
way is to use two converter cells arranged in input-parallel
output-series (IPOS) and input-parallel output-parallel (IPOP)
configurations to handle each polarity of the AC input. This
topology derivation method has been systematically presented
in [8], which allows most of the converter cells to form their
corresponding bridgeless topologies and most of the state-of-
the-art bridgeless topologies can be identified and categorized
into dual cell-based IPOP and IPOS bridgeless topologies
[6], [9]–[18]. However, the obtained topologies, by using this
derivation method, suffer from an increased component count
compared with their conventional topology counterparts due
to the dual-converter structure.
Thus, as an extension study of [8], this paper proposes gen-
eral topology simplification methods to reduce the component
count. Although other existing topology-related articles [9]–
[13], [19], [20] have proposed different versions of same con-
verter cell type bridgeless topologies, e.g., several SEPIC/Cuk
type bridgeless [9]–[12], buck-boost type bridgeless family
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[13], boost type bridgeless group [19], [20], questions on how
the same converter cell bridgeless topologies can have various
topology versions, why some of them have simpler structures,
and what the performance differences are between them,
require further exploration. The proposed topology simplifi-
cation guidelines can help to find the answers by simplifying
the dual cell-based bridgeless topology in systematical ways.
Meanwhile, more bridgeless topologies may be derived and
simplified from those existing converter cells of interest by
following the proposed methods. For clarity, several selected
converter cells are exemplified in this paper and the perfor-
mance differences between these simplified topologies as well
as some special concerns about the simplified topologies are
reviewed.
Furthermore, for the dual cell-based IPOP and IPOS bridge-
less topologies, on one hand, the dual components imply
increased component counts. On the other hand, they have
better heat dissipation abilities and the increased converter
efficiency also contributes to smaller heatsinks. Thus, it is still
an open question on the power density and cost of bridgeless
topologies compared to the conventional ones, and between
IPOP and IPOS types [21]. Besides, the simplified bridgeless
topologies are not guaranteed to have better efficiency than
their original ones, even though the simplified ones have fewer
components. Hence, it is of meaningfulness to benchmark
different topologies under the same design criteria.
Most bridgeless topology evaluations do not offer quanti-
tative comparisons in terms of efficiency, cost, and volume,
which are also strongly related to component parameters
[3], [22]–[24]. For example, in [3], [22], [23], the boost
bridgeless topologies are evaluated based on their operation
modes and topology features. In [24], several boost type PFC
converters are explored and compared under different power
levels. Although specific efficiency comparison is presented,
the quantitative cost and size assessments are not included
due to the lack of component data and models. In contrast, by
considering component parameters in optimization algorithms,
[25] and [26] investigate different topologies in inverter ap-
plications, leading to a more convincing topology selection
result. Similarly, for a fair topology comparison, [27] uses the
same semiconductor design criterion to optimize the volumes
of the compared three-phase multi-level topologies. Besides,
other boost PFC optimization designs also take the component
parameters into consideration [28]–[30]. However, if the goal
is to compare topologies, adopting many components from
different manufacturers increases the complexity to build the
design procedure and intrigues the question that whether the
topology performance differences are caused by the compo-
nent manufacturing techniques [31], rather than the topologies.
Hence, in light of the aforementioned issue, this paper
proposes a consistent PFC design procedure, which is based
on identical design specifications to search the requirement-
fulfilled components from the same series of the manufacturer.
Moreover, electrical, thermal, cost models for each component
are built in the database to support a fair topology comparison.
Although this design principle has already been used in the
previous work [8] to compare boost type bridgeless topologies,
the procedure was not generalized for other type topology
comparison. Besides, an inductor core winding turn calculation
loop is added in the design procedure in this paper. Unlike
other PFC designs [21], [28]–[30], the calculated junction
temperatures are obtained by the electro-thermal iteration loop,
which means that the thermal models will update thermal-
dependent parameters (derived by curve fitting equations)
in each loop iteration. Regarding the cost models, they are
rarely covered in most topology comparative study or design
procedures [3], [22]–[25], [27], [29], which are built based
on the component physical properties, referring to [32]. In
addition, to make this design procedure more user-friendly,
the procedure is programmed in Microsoft® Excel with the
built component database (shared in the corresponding web).
Although the boost topology is most widely used in the
PFC applications due to its topology simplicity and control
maturity, it can only operate in the boost mode, which means
its output voltage must be higher than the input voltage and
with a limited output voltage range. However, in some specific
applications, e.g., air condition system, a variable output
voltage of the PFC converter is preferred as the pre-regulator,
since it allows the post-stage inverter to use a simple and
low switching frequency pulse amplitude modulation (PAM)
to drive the motor. Thus, the buck-boost type topology, capable
of a variable output voltage, is preferred in this scenario [6],
[33]. Moreover, in LED applications, where strict PF and low
input current THD are demanding, the buck-boost type PFC
converter with a low output voltage and high PF is a promising
candidate [34], [35]. This is also why it is meaningful to
explore other types of bridgeless topologies. For case studies,
this paper adopts conventional and two selected bridgeless
buck-boost type topologies to compare their performance by
following the proposed consistent design procedure.
In summary, there are two major contributions of this paper.
• General simplification guidelines on bridgeless topology
classifications and derivations based on systematical sim-
plifications of dual-converter cell-based topologies are
proposed to obtain different bridgeless topology families.
• A consistent design procedure, based on identical design
specifications, with the built component electric, thermal,
and cost models in the component database, is proposed
to benchmark the same type bridgeless topologies in
terms of power loss, cost, and volume.
The rest of this paper is arranged as follows. In Section II,
the bridgeless topology simplification guidelines are presented
and applied to the selected converter cells to obtain the
simplified IPOS and IPOP bridgeless topologies. Moreover,
the simplified topologies are reviewed. Section III introduces
the design procedure with the conventional, IPOS, and IPOP
(seen as a simplified IPOP) buck-boost as targets for the
comparative study in power loss, volume, and cost aspects.
Section IV gives the topology comparison results and the
corresponding analysis. Experimental validations are presented
in Section V and conclusions are drawn in Section VI.
II. TOPOLOGY SIMPLIFICATIONS
A. General Configuration Restriction
Fig. 1 shows the IPOP and IPOS bridgeless topology
derivation methods using dual converter cells. To simplify
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Fig. 2. Selected examples of converter cells to form their bridgeless topologies with identified critical components in rectangular blocks.
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Fig. 3. Simplification method for IPOP topologies: (a) IPOP SEPIC, (b) IPOP Cuk [10], (c) IPOP buck-flyback [36], (d) IPOP CBB, (e) S-IPOP SEPIC [11],
(f) S-IPOP Cuk [11], (g) S-IPOP buck-flyback, and (h) S-IPOP CBB. Note that the diodes in series with MOSFETs are mandatory in (e) and (f) for operation.
these topologies, the basic principle is to integrate the com-
ponents in parallel. However, before topology simplifications,
the fundamental restriction for each configuration should be
clarified and followed to prevent possible malfunctions of the
simplified topologies. In fact, to guarantee the functionality, all
the simplified topologies in this paper have been verified by
simulations under the discontinuous conduction mode (DCM)
operation.
For the IPOP-I and IPOP-II topologies in Fig. 1(a) and
(b), the current path without rectifier diodes must be a uni-
directional to avoid the short-circuit of the AC input (dashed
lines in Fig. 1(a) and (b)). As for the IPOS topology, the
requirement for the converter cell is to have the bidirectional
current flow ability in the converter cell type I and type II
(dashed lines in Fig. 1(c)). Since there are different require-
ments for the IPOP and IPOS topologies, the corresponding
simplification methods also differ.
To present the topology simplification clearly, Fig. 2 shows
the selected example converter cell type I and type II with the
critical components in rectangular blocks, which enable these
converter cells to meet the aforementioned cell requirements.
Note that like diodes, the small capacitors (e.g., in the Cuk
and SEPIC cells) in “a-c” and “f-h” terminals are also seen
as the critical components, which can block the bidirectional
AC input current of the fundamental frequency (50-60 Hz).
Meanwhile, since the topology simplification is relatively
important for the complex converter cells, the buck-flyback
and cascaded buck-boost (CBB) converter cells are selected
as examples, which have been introduced in [36], [37] and
[33], [38], respectively.
B. IPOP Topology Simplification
Since IPOP-I and IPOP-II topologies are similar, only the
IPOP-I (IPOP for short in the following) topology simplifi-
cation is given. As mentioned above, the critical components
are key to avoid the short-circuit of the AC input current in
the IPOP topologies, which is originally fulfilled by the diode
bridge in the conventional PFC converters. Hence, the IPOP
topology simplification has to keep the critical components
and only integrate the components located behind the critical
components (from the input side view). For example, in Fig.
3(a), the output diodes and secondary inductors are behind the
middle capacitors and thus they are integrated.
According to this rule, Fig. 3(a)∼(d) illustrate the cell-based
derived bridgeless topologies and Fig. 3(e)∼(h) show their
simplified IPOP (S-IPOP) topologies. Besides, for the boost
and buck-boost converter cells in Fig. 2, there is no component
behind critical components, which means that the IPOP boost
and IPOP buck-boost are already simplified. Note that in Fig.
3(e) and (f), the stray currents, flowing through the anti-
parallel diodes of the MOSFETs, will cause the current surge
due to the rapid voltage changes of the middle capacitors.
Consequently, the diodes in series with the MOSFETs are
required to avoid the stray currents. These special concerns
about the simplified topologies are reviewed in Part D.
C. IPOS Topology Simplification
Given the aforementioned IPOS configuration restriction,
there are two general simplification methods, as shown in Figs.
4 and 5. In Fig. 4(a), the S-I-IPOS type topology uses the
converter cell inner current path branches to complete the AC
current flow, rather than the split output capacitors (cf., Fig.
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1(c)). This configuration can be seen as another way to form
the IPOS type topology without two split output capacitors.
On the other hand, in order to integrate the parallel com-
ponents in the input side in the IPOS topologies (cf., Fig.
5), it also requires to identify the critical components in each
IPOS topology and keep them in the S-II-IPOS topologies.
The reason is that the original input rectifier didoes in IPOS
topologies are eliminated in the S-II-IPOS topologies and
their bidirectional current blockage tasks are now fulfilled by
these critical components. This simplification is exemplified
on the IPOS boost and IPOS buck-boost, as shown in Fig.
5(a) and (c). Fig. 6 presents other selected converter cell-based
bridgeless topologies and their simplified versions.
D. Simplified Topology Reviews
Although this paper proposes the general bridgeless topol-
ogy simplification methods as presented in the above, some
special cases are of interest, i.e., the simplified bridgeless
topologies in Fig. 7. In addition, integrating magnetic inductors
in these simplified bridgeless topologies is also important to
improve power density, as investigated in DC-DC converters
or inverters [41], [42]. These simplified topologies are further
discussed as follows.
S-IPOP. In general, the S-IPOP type topology performances
are similar to their IPOP and conventional counterparts, since
the basic operation circuits are still two DC-DC converter cells.
It means the similar control strategy, semiconductor voltage
stress, and electromagnetic interference (EMI) performance
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[3], [8], [11]. The S-IPOP SEPIC and S-IPOP Cuk in Fig.
3 have been proposed and analyzed in [11] and the parallel
switches can be further integrated into one, as shown in Fig.
7(a) and (b). A similar switch-integrated S-IPOP-II Cuk (Fig.
7(b) shows the S-IPOP-I Cuk) with a positive output voltage
has been proposed in [12] and a low-cost non-floating switch
driver can be used. Besides, among them, capacitors C1 and
C2 should be carefully determined to avoid the low-frequency
oscillations in the L1-L2-C1-C2 loop [12]. As for the S-IPOP
Buck-flyback and S-IPOP CBB, they are newly found by this
simplification method. Specially, as shown in Fig. 7(c), the S-
IPOP CBB topology can even integrate the critical component
into one and without the AC input short-circuit concern by the
S2-L2-S1-L1 loop, as the S2-L2-Sint-DR1 (part of current also
flows through D1-S1) current path has a lower impedance than
the path S2-L2-L1-S1.
S-I-IPOS. The S-I-IPOS type topology spares one of the
bulky split output capacitors and the power density improve-
ment is foreseeable, whereas the semiconductor voltage stress
is typically higher than the IPOS topologies. Additionally,
these topologies usually require more complex control strate-
gies compared to the S-IPOP or S-II-IPOS topologies, since
the AC current flow in the inner converter cell branch has to
be controlled. For example, in Fig. 6(c) and (d), the switch
signal can not be the same and they should be associated
with the input voltage polarity; otherwise, the stray current
will cause additional power losses in the undesired current
loop associated with rectifier diodes and switches. Back to the
simplified IPOS topologies in Figs. 4∼6, most of them have
been proposed [10], [13], [20], [39], [40]. Notably, the S-I-
+ +
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Fig. 8. Topologies for comparison: (a) Conventional buck-boost, (b) IPOP
buck-boost (same to the S-IPOP buck-boost), (c) IPOS buck-boost. Note that
other buck-boost is not selected for the requirements of the tapped inductors.
IPOS buck-boost has to employ the tapped inductor to avoid
the sudden inductor current change in L2 when the switch is
turned off, as shown in Fig. 7(d). This means that the S-I-IPOS
buck-boost has to suffer from additional power losses in L2
to achieve the topology simplification.
S-II-IPOS. The S-II-IPOS type topology can still employ
the same control strategy as that in its IPOP or conventional
counterparts and the identical switch driving signals from
one single switch driver can be used for the bidirectional
switch [9], [10], [13], [17]. Meanwhile, a lower voltage stress
across the switch compared to its other counterparts is another
advantage [9], [10]. Besides, since one AC input terminal is
always connected to the output capacitor in the S-II-IPOS
(similar to IPOS) topologies, their common-mode (CM) EMI
performances are similar to their conventional ones [10], [43].
For the exemplified S-II-IPOS topologies, the S-II-IPOS
SEPIC in Fig. 6(i) has fewer components than another ver-
sion of the S-II-IPOS SEPIC in [10], which is the version
derived by considering the middle capacitors as the critical
components instead of output diodes (cf., Fig. 2, two critical
components identified in the SEPIC cell). Note that similar to
[9], the inductors of the S-II-IPOS SEPIC can be coupled into
a single magnetic core to make the topologies more practical.
Additionally, as shown in Fig. 7(e) and (f), the S-II-IPOS buck-
boost has to add a tapped inductor located in the input path to
avoid the current flowing through D2-C2 directly and the S-
II-IPOS CBB needs a bidirectional switch SBD to replace the
eliminated diodes in the inner converter branch. However, in
the S-II-IPOS buck-boost, the leakage inductance in the tapped
inductor will cause voltage spikes across semiconductors and
extra power losses, which leads to the use of a snubber circuit
and relatively high voltage rating MOSFETs [13].
III. PROPOSED DESIGN PROCEDURE
As introduced in the above, the buck-boost type PFC is
focused on in this paper as case studies. Given the aforemen-
tioned power loss penalty of using tapped inductors in the
S-I-IPOS and S-II-IPOS buck-boost, the comparison between
the conventional buck-boost, IPOS buck-boot, and IPOP buck-
boost is considered, as shown in Fig. 8. Note that the IPOP
buck-boost can represent the S-IPOP buck-boost, as discussed
in Section II-B. The details of the compared converter opera-
tion modes can be found in [6], [16] and the considered design
specifications are shown in Table I.
Fig. 9 shows the proposed design procedure, which includes
four major parts, i.e., consistent component database, cost,
electrical, and thermal models. Firstly, a general description
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TABLE I. DESIGN SPECIFICATIONS OF COMPARED CONVERTERS
Symbols Parameters Quantities∗
fS / TS Switching frequency / cycle 50 kHz / 20 µs
fL Line frequency cycle 50 Hz
Vin RMS input voltage 90 to 135 Vac
Vo Output voltage 160 V
Po Output power 100 W
vo,rip Output voltage ripple 62 V @ 100 W
iL,pk (iL,rip) Inductor peak current (ripple) 610 A @ 100 W
Ta Ambient temperature -10◦C to 65◦C
∗ Note: quantities are fixed in the Excel-based program for simplifica-
tions, although some can be seen as variables for optimization.
of the design procedure is given in this section and then how
to build these four major parts is introduced in detail.
A. Limitations of Design Procedure
Since the PFC topology comparison involves many factors,
limitations are made for simplifications and make this design
procedure easier to be followed and built. 1) The component
database only includes the same series components to exclude
the manufacturing technique impacts, unless there are other
reasons (explained in Section III-C). 2) This design procedure
is mainly served as a topology benchmarking tool considering
the same design specifications, e.g., Table I. Note that each
compared converter is not optimized. 3) Topologies are mainly
concerned in this paper and the EMI filter design is not
involved in the design procedure, since it involves model-
ing [43], the filter stage number selection [44], impedance
measurement [45], etc. 4) The PF and THDi comparisons are
mainly compared by the experiment data and are considered
separately from the design procedure since they are more
related to the converter types and the control strategies.
Moreover, suggestions are given to build the design proce-
dure. 1) The compared topologies are suggested to be the same
type; otherwise, based on the same design specifications, the
comparison results may be biased. 2) If the design procedure
is used to optimize one converter based on one parameter (e.g.,
switch frequency), the limited consistent component database
is recommended to include more other components and the
concerned parameter in the design specifications needs to
update after each running of the component selection program.
B. General Description of Design Procedure
For the given design specifications, the inductor current
operation modes are decided firstly. Then, the inductance and
capacitance calculations and voltage stress analysis for the
main components are performed to determine the component
series, which will be further used to build the component
database. The component database is built by the extracted
critical component parameters from datasheets to support each
component’s cost, electrical, and thermal models. Afterward,
based on each component’s models, the design procedure lists
the stored (requirement-fulfilled) components for users and
two selection criteria are used.
Criterion 1): for semiconductors and capacitors, their sta-
ble junction/hot-spot temperatures are used as the selection
Design specifications
Build  the component database
Predetermined constraints
Semiconductors
Topology A Topology CTopology B Topology X
Obtain the following parameters for each topology
  Inductance / capacitance     Voltage stresses across components. 
InductorsE-capacitors
Cost
Initial turns N cal. @ 
Permeability μi =100% 
Tcal,X(Ploss,X)
Ploss,S (iS,rms, Para)
Ploss,D (iD,avg, Para)
 Para(Tcal,X)
Tcal,X∈Treq,X ± 2%
Yes, stable
No, unstable
ΔT = ΔT + 1
Derive topological related values, e.g., iD,avg, iS,rms, L, etc.
Cost models
Semiconductors
 (chip+package)
Heatsinks (volume) 
E-Caps
 (voltage+energy)
Inductors 
(material+labour)
Electrical models
No, 
discard
Yes, store
|Tcal,X - (Tam+ΔT)| < 0.5℃ 
Ploss,DR (iDR,avg, Para)
Ploss,L (iL,rms, N, Para.)
 
H(N)
N
μi
DC bias 
LDes (μi, AL, N) 
Yes, output N
Revised μi(H)
No revise 
N  
WF∈[35%, 40%]
?
?
?
?L/LDes∈(1±2%)  
Yes, store
Volume
Ploss,Total
Sol. 1Sol. 2
Sol. n
Sol. 3
Design solution (Sol.) :
Sol. 1: comp. ABC, min. cost
Sol. 2: comp. BCD, min. volume
Sol. 3: comp. ADD, min. losses
...
Sol. n: comp. ACD Choose the solution by users
List the stored
No, 
discard
Ploss,C (iC,rms, Para)
Thermal 
models
Fig. 9. Design procedure for the topology benchmarking. Initially, the pro-
cedure calculates the stable junction/hot-spot temperature of each component
and the winding factor of each core in the component database by the electro-
thermal loop and the permeability-related turn calculation loop (details in
Section III-F). Then, it lists the stored (requirement-fulfilled) components or
component combinations (including heatsinks) with cost, volume, and power
loss for users to select them based on their design priorities.
considerations and obtained by an electro-thermal loop with a
temperature feedback loop to update the electrical parameters
in each iteration loop, which differs from most PFC designs
[21], [28]–[30], [46], [47]. Criterion 2): for a toroidal core,
the winding factor (WF) is considered as the selection criterion
instead of the core temperature due to its good heat dissipation
ability. The inductor core is stored if its WF is within the
typical range of 35% to 40% [48]. Specific details about the
inductor electrical model are given in Part F of this section.
Finally, once the stored components are listed, users can
adopt these components based on their design purposes, e.g.,
minimum cost, power loss, volume, and even multiple design
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Fig. 10. Key waveforms of the conventional (same to IPOP) and IPOS buck-
boost, where iL and iL1 are the inductor currents, iD and iD1 the output diode
currents, iS and iS1 the switch currents, Io the output current, doff,P and
doff,S the discharging duty cycle of inductors in the conventional and IPOS
buck-boost. Besides, iC are the conventional buck-boost output capacitor
current, iC1 and iC2 the IPOS buck-boost output capacitor currents, iL,pk
the peak inductor current in both converters, Ton and don the switch on-state
period and the on-state duty cycle.
priority with weighting factors in each aspect.
For the design cases, based on Table I, the compared
converters are designed to operate in the DCM, since the
output power is low and the DCM operation nullifies the
reverse recovery losses in the output diodes. Fig. 10 shows the
converter key waveforms. The voltage stress and capacitance
analyses of the compared topologies can refer to [6], [16].
Given the output ripple requirement and the derating factor
(0.8, same in [14]) of the capacitor voltage rating, the capacitor
is determined as 1500 µF/200 V for the conventional and
IPOP buck-boost and 3300 µF/100 V for the IPOS buck-boost.
The maximum inductor peak current expressions between the
compared converters are identical [16] and given the same
inductor peak current (= inductor ripple current, also kept as
the same in [8]) between the compared converters, it has
iL1,pk(t) = iL,pk(t) = 2 sin(ωt)
√
Po
L1fSηe
6 10(A) (1)
where ω is the grid angular frequency and ηe is the estimated
efficiency with ηe=0.9. Based on (1), it indicates that the
same inductor peak current with the power level and switching
frequency given in Table I leads to the identical inductance be-
tween the compared converters. Besides, As shown in Fig. 10,
compared to others, the IPOS buck-boost is easier to become
the continuous conduction mode (CCM) operation. Thus, the
designed inductance should ensure the DCM operation of the
IPOS buck-boost. The maximum inductance is obtained by
considering don + doff,S < 1 (cf., Fig. 10), as
L1 = L2 <
VC1
2Vin
2TS
(VC1 +
√
2Vin |sinωt|)
2
Po
(2)
where VC1 (= ½Vo) is the voltage across one of the output split
capacitors. According to (1), (2), and Table I, the calculated
maximum and minimum inductance are 115.7 and 88.9 µH,
respectively. Then, the inductance is set to 110 µH to ensure
the DCM operation with certain margins.
Additionally, PF expressions of the compared topologies can
be derived when they are operating in the DCM and they all
have a theoretical unity PF if ignoring the phase shift between
the input voltage and current caused by the EMI filter [16].
Besides, the EMI filters for the benchmarked topologies are
designed by referring to [6], [49].
C. Component Database
Although this design procedure requires the same type
components only from the same series, there are some ex-
ceptions, e.g., MOSFETs or heatsinks in the same series only
cover a limited range of rated voltages or thermal resistances.
Specifically, in the case studies, the maximum theoretical
voltage stresses are 351 V in the conventional and IPOP buck-
boost, 271 V in the IPOS one. Given the MOSFET voltage
stress margin factor (1.75, typical 1.5-1.65 in the boost PFC
[47] or even up to 2.4-2.5 in some bridgeless [13], [15]), the
MOSFETs of the CoolMOSTM C7 series with 650-V rated
voltage and CP series with 500-V are included in the database,
since C7 or CP series only cover limited rated voltages [31].
The built component database (also cf., Table II), in this
case, includes output diodes from Infineon CoolSiCTM G5
with the TO-220 package [50], MOSFETs from Infineon
CoolMOSTM C7 and CP with the TO-247 package [31],
heatsinks from Aavid with straight and unequal type extruded
channel fin [51] and Ohmite P series [52], toroidal cores from
Magnetics Kool Mµ with the outside diameter (OD) sizes
between 2.7 and 4.7 cm [48], and output capacitors from
Nichicon LLS series. For the input rectifier diodes, the bridge-
less type converters only need two discrete diodes. However,
the conventional converter needs four diodes. Thus, Infineon
CoolSiCTM G5 diodes, along with Vishay New isoCink+TM
diode bridges (a single four-terminal bridge rectifier) [53], are
both considered as the rectifier diode solutions. Although the
diode bridge solution is not cost-effective for the bridgeless
topologies, the design procedure will judge the feasibility on
its own and list the stored solutions.
D. Cost Models
To avoid components’ price fluctuations due to distributors
price strategies, material marketing behaviors, policy impacts,
and etc., cost models are built based on the component
physical properties (cf., Fig. 9, “cost models”).
For semiconductors, their cost models consist of two parts,
the chip area and the package. Due to the lack of information
in the corresponding datasheets [31], the rated on-state drain
current Idon,rated or forward current IF,rated are taken into
account in the cost models since they can reflect the chip areas
inside the devices. On the other hand, the package cost in the
manufacturing processing is fixed for the devices of the same
series. Hence, the estimated cost models are given as
CMOS(Ion,rated) = aMos,chip · Idon,rated + bMos,pack (3)
CD/DR(IF,rated) = aD/DR,chip · IF,rated + bD/DR,pack (4)
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Fig. 11. Component prices from Mouser and the curve fitting-based cost
models: (a) CoolSiCTM G5 series diodes and New isoCink+TM series diode
bridges and (b) the LLS series electrolytic capacitors.
where aMos,chip and aD/DR,chip are the chip area related co-
efficients for MOSFETs and diodes, bMos,pack and bD/DR,pack
are the package-related coefficients.
For the inductor, the considered cost model includes the
volume-based core, winding wire, and labor (winding the core
+ fixed core producing) costs, expressed as
Cind(V ol,N) = acore ·V olcore + bwire ·N ·MLT+ clabor (5)
in which acore, bwire, and clabor are the cost related coefficients
and MLT is the mean length per turn for winding a core.
The cost models of heatsinks and electrolytic capacitors are
the same as given in [32]. The capacitor cost model is
Ccap(Vr, C) = acap · Vr + bcap · (C · V 2r ) (6)
where Vr and C represent the rated voltage and the capaci-
tance, acap and bcap are the rated voltage and energy related
coefficients, respectively. The heatsink cost model is
CHS(V ol) = avol · V olHS + bfix (7)
with V olHS being the heatsink volume, avol and bfix being the
volume and manufacturing related fixed coefficients.
Fig. 11 shows the component prices from Mouser and the
cost model-based fitting curves for the diodes, diode bridges,
and capacitors. As observed in Fig. 11, the cost models almost
fit the prices offered by the distributor. Table II shows all the
coefficients in the cost models.
E. Thermal Models
In each iteration of the electro-thermal loop, the thermal
models receive the power losses Ploss,X of the component
X from the electrical models and output the calculated
junction/hot-spot temperature Tcal,X. If the temperature is not
TABLE II. COEFFICIENTS IN COST MODELS
Components ax bx cx
Inductors (Kool Mµ core) 0.140 0.00146 3.28
Diodes (CoolSiCTM G5) 0.200 0.149 -
Bridges (New isoCink+TM) 0.027 0.639 -
Capacitors (Nichicon LLS) 8.13×10−3 7.21×10−8 -
MOSFETs (CoolMOSTM CP) 0.110 0.210 -
MOSFETs (CoolMOSTM C7) 0.404 0.811 -
Heatsinks (straight / unequal channel) 0.0244 / 0.0875 0.450 / 0.616 -
Heatsinks (Ohmite P series) 0.092 1.044 -
Ploss,X
Rthjc,XTcal,X
Rthch RthhsTam
Ploss,C
Rthhc,C Tam
(a) (b)
Tcal,C
Fig. 12. Considered power loss-based thermal resistance networks for the
components: (a) capacitors and (b) semiconductors with heatsinks.
stable yet (Tcal,X – assumed temperature ≥ 0.5 ◦C), then
the thermal models update new junction/hot-spot temperature-
dependent parameters Para for the electrical models to re-
calculate Ploss,X. Thus, the thermal models consist of two
parts: the junction/hot-spot temperature-based models for cal-
culating the thermal-dependent parameters Para and the power
loss-based thermal networks for computing the junction/hot-
spot temperatures Tcal,X.
For simplicity, certain assumptions are made: 1) All the
thermal capacitances and the cross-coupling between compo-
nents are not considered. 2) Due to the insignificant change
of equivalent-series-resistance (ESR) with the temperature for
the capacitors of interest, the ESR of the analyzed electrolytic
capacitors is assumed thermal-independent. 3) MOSFET on-
state resistance Ron,S, output diode forward voltage VF,D, and
input rectifier diode forward voltage VF,DR are considered
as the thermal-dependent parameters. 4) The case-to-heatsink
thermal resistance Rthch in Fig. 12 is caused by the thermal
grease and is assumed to be 1 ◦C/W [46].
To calculate Tcal,X, the component thermal resistance net-
works are determined, as shown in Fig. 12. The junction-to-
case (Rthjc,X) and heatsink-to-ambient (Rthhs,X) thermal re-
sistances can be extracted from datasheets [54], except for the
capacitor hot-spot-to-case thermal resistance Rthhc,C, which
is extracted from [55]. Note that if the heatsink is not em-
ployed for a semiconductor, the junction-to-ambient thermal
resistance Rthja will be used instead of Rthjc+Rthch+Rthhs,
which are also included in datasheets. Assuming that Rth is the
sum of the thermal resistance in the thermal path, the junction
temperature of the component X can be calculated as
Tcal,X = Tam + Ploss,X ·
∑
Rth. (8)
To obtain Para, the critical data are extracted from
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datasheets and fitting curves are employed. Fig. 13 exemplifies
the corresponding fitting curves of Ron,S for the MOSFETs
and VF,DR for the diode bridges. Here, Ron,S is related to the
on-state drain current Idon and Tcal,S. Similarly, for VF,DR,
the forward current IF,DR and Tcal,DR are taken into account
in the fitting curves. The following gives the general fitting
equations for Ron,S and VF,DR as
Ron,S =
ath,S · ebth,S·Idon
ath,S · ebth,S·Idon,rated
· cth,S · edth,S·Tj,cal,S (9)
VF,DR = ath,DR · T
bth,DR
j,cal,DR · cth,DR · I
dth,DR
F,DR (10)
where ath,X, bth,X, cth,X, and dth,X are determined by the data
from each component datasheet. Note that since the Infineon
depicts Ron,S by referring to the rated on-state current in the
datasheets, the above fitting models for the MOSFETs and
diode bridges (from Vishay) are different.
As for the output diodes, the threshold voltage Vth,D and
on-state resistance RDIFF are considered. Meanwhile, the
datasheets already offer the thermal-dependent fitting equa-
tions and the corresponding coefficients ath,D, bth,D, and cth,D
for each component [54], as
{
Vth,D = −0.001 · Tj,cal,D + 1.04
RDIFF = ath,D · T 2j,cal,D + bth,D · Tj,cal,D + cth,D
(11)
in which, constants –0.001 and 1.04 are the same coefficients
for each component (TO-220 real 2-pin package) in the
CoolSiCTM G5 series while ath,D, bth,D, and cth,D differ
between components (e.g., IDH06G65C5 and IDH08G65C5).
The obtained parameters from (9)-(11) are used to calculate
the power losses under the different junction temperatures.
It is suggested to include these coefficients in the compo-
nent database along with other parameters extracted from
datasheets, which is easier to implement the entire procedure.
F. Electrical Models
This part mainly relates to the parameters extracted from
datasheets and the compared topologies. For simplicity, as-
sumptions are made: 1) The switching frequency fS is much
higher than the line frequency fL. 2) The AC input voltage
vin(t) is seen as a constant during one switching cycle TS.
3) Since the New isoCink+TM series diode bridges do not
offer the switching loss-related parameters (i.e., the capacitive
charge Qc) in the datasheets [53], the switching losses in
the input rectifier diodes are neglected in all the compared
converters. 4) Energy losses caused by the resistor-capacitor-
diode (RCD) snubber circuits are ignored. 5) The skin effect
and eddy current in the inductor are not considered.
This part focuses on the key component expressions in the
IPOS buck-boost only, since similar derivations can be ob-
tained for the conventional and IPOP buck-boost by referring
to [6], [16]. In one switching cycle, the RMS currents of the
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Fig. 13. Four fitting curve examples of total 28 built junction temperature-
based thermal models: (a) Ron,S in the MOSFETs with the junction tem-
perature Tcal,S and on-state drain current Idon as variables, (b) VF,DR in
the diode bridge with the junction temperature Tcal,DR and forward current
IF,DR as variables. Note that in the case studies, Idon and IF,DR are assumed
as the switch RMS current and the output diode average current in a half line
cycle, as given in the electrical models.
switch S1, output diode D1, inductor L1, and capacitors C1
and C2 are derived as
i2S1,RMS =
1
TS
∫ TS
0
[iS1(t)]
2
d(t) =
T 2S v
2
ind
3
on
3L21
(12)
i2L1,RMS =
1
TS
∫ TS
0
[iL1(t)]
2
d(t) =
T 2Sd
3
onv
2
in(VC1 + vin)
3VC1L21
(13)
i2D1,RMS =
1
TS
∫ TS
0
[iD1(t)]
2
d(t) =
TS
2d3onv
3
in
3VC1L1
2 (14)
i2C1,RMS =
T 2Sd
3
onv
3
in − 3d2onIoTSL1v2in + 3I2oVC1L21
3VC1L21
(15)
iC2,RMS = Io. (16)
The average currents of the diode bridge DR and output
diode D1 are
iDR,avg(t) = iS1,avg(t) =
2Pin |sin(ωt)|
VM
(17)
iD1,avg(t) =
2|sinωt|2Po
VC1
= 4Io|sinωt|2 (18)
where Pin is the input power, and VM is the AC input peak
voltage. The above RMS and average currents in (12)-(18) are
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the expressions in one switching cycle. In the half line cycle,
they are re-calculated as
i2X,RMS,L =
1
1/2TL
∫ 1/2TL
0
i2X,RMS(t)dt,X ∈ {L, S,C} (19)
iY,avg,L =
1
1/2TL
∫ 1/2TL
0
iY,avg(t)dt,Y ∈ {D,DR} . (20)
The derived topology-related values are further used to
calculate the power losses. For semiconductors, the power
losses mainly include switching losses PX,sw,L and conduction
losses PX,cond,L, as
Ploss,DR =
PDR,cond,L︷ ︸︸ ︷
VF,DR · iDR,avg,L (21)
Ploss,D =
PD,cond,L︷ ︸︸ ︷
Vth,D · iD,avg,L +RDIFF · i2D,RMS,L +
PD,sw,L︷ ︸︸ ︷
Qc · Vre,D · fS
(22)
Ploss,S =
PS,cond,L︷ ︸︸ ︷
Ron,S · i2S,rms,L +
PS,sw,L︷ ︸︸ ︷
Eoss · fS +
2
TL
fS/(2fL)∑
Esw
(23)
in which Esw indicates hard switching energy losses in each
switching cycle, Eoss is the energy stored in the output
capacitance Coss that needs to turn off the switch [46], Qc
is the capacitive charge that is required to turn off the diode,
and Vre,D is the reversed voltage across the output diode.
In (22), the output diode switching losses are ignored
since the converters are in the DCM. In (23), Esw can be
calculated by summing up the turning-on power losses Esw,on
and turning-off power losses Esw,off in one switching cycle
TS. Besides, Eoss is a nonlinear value relating to VDS and
Fig. 14 shows the fitting curve for Eoss with VDS∈[50, 400]
(V) of the CoolMOSTM C7 series. Here, Esw is obtained as
Esw = Esw,on + Esw,off
=
VDSiS,on(t2 − t1 + t3)
2
+
VDSiS,off(t5 + t6)
2
(24)
in which t1∼t6 are calculated by referring to [56], iS,on and
iS,off are the drain currents during device turning-on and
turning-off transitions. Due to the short period of t3, t4, and
t5, iS,on, iS,off , and VDS are evaluated by
iS,on = VM|sin(ωt)|t=j·TS · (t3 + t2 − t1)/L1 (25)
iS,off = IL1,pk (26)
VDS = VM|sin(ωt)|t=j·TS+Ton + Vo/2. (27)
where j indicates the jth switching cycle in the half line cycle
and the maximum value of j is fS/(2fL). In fact, iS,on is very
close to zero due to the small value of t3+t2-t1.
As for capacitors, the calculated losses are
Ploss,C = ESR · i2C,rms,L. (28)
Note that some manufacturers only offer the dissipation factor
in datasheets. Then, ESR can be calculated by the equation
introduced in [57] or directly measured.
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Fig. 14. Three examples of total 12 built curve fitting models for drain to
source voltage VDS related Eoss in CoolMOSTM C7 series. The models
are 2nd polynomial functions with aEoss = 2−5, 1−5, 2−5, bEoss =
0.0077, 0.0027, 0.0036, and cEoss = 4.96, 2.34, 3.51 in IPW65R045C7,
IPW65R065C7, and IPW65R095C7, respectively.
Regarding inductors, copper losses and core losses are
taken into account. Be careful about the parameter units in
the magnetic datasheet, e.g., Oersted and Gauss [58]. The
corresponding power loss equation is
Ploss,ind =
Pind,copper,L︷ ︸︸ ︷
RCu · i2L1,rms,L +
Pind,core,L︷ ︸︸ ︷
le ·Ae ·Nc · Pcore,v (29)
in which RCu is the winding wire resistance, le the core
effective path length, Ae the effective cross section of the
inductor core, Nc the inductor core number, and Pcore,v the
time-average core loss per unit volume.
To compute the copper losses Pind,copper,L, the core wind-
ing turn N needs to be determined firstly by the turn calcu-
lation loop, as shown in Fig. 9. Initially, when the inductance
is determined, N can be obtained as [48]
N =
√
L
AL
(30)
where L is the desired inductance and AL is the inductance
factor (nominal inductance). Afterward, the magnetizing force
(DC bias) H(N) is expressed as
H(N) = 0.4πN · iL(t)/le. (31)
Then, the obtained H(N)max (let iL(t) = iL,pk in (31)) is used
to compute the corresponding permeability µi, based on the
“permeability vs. DC bias” curve fitting equations offered by
the manufacturer [58]. Subsequently, the calculated µi is used
to revise the actual designed inductance LDes as
LDes = N
2 · µi ·AL · 10−3/le. (32)
Afterward, L is compared with LDes to check if N can fulfill
the required inductance. If not, N is increased if LDes < L
and decreased if LDes > L. The revised N is used again to re-
calculate new LDes by (31) and (32). This loop for calculating
N aborts until L/LDes ∈ (1± 2%). Finally, RCu in (29) is
RCu = ρCu · lCu/ACu = ρCu ·N ·MLT/ACu (33)
where ρCu, lCu, and ACu are the electrical resistivity (=
1.68×10−8 Ω · m), winding wire length, and cross section
of wire, respectively. In the design cases, wire AWG 17 is
used and thus ACu=1.04 mm2.
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Fig. 15. Applied voltages across the inductor in the IPOS buck-boost in each
half line cycle. Notably, the switching cycle period shown here is expanded
for brevity and according to the derived don expression [16], Ton is almost
fixed while Toff,S is related to the input voltage vin(t).
To determine core losses Pind,core,L, Pcore,v should be
calculated firstly, which can be done by the Steinmetz equation
with material parameters α, β, and k, as
Pcore,v = k · fSα ·∆Bβ (34)
where ∆B is the peak-peak flux density [48]. However, the
accuracy of (34) is limited and the improved generalized
Steinmetz equation (iGSE) is proposed with more accuracy
even for non-sinusoidal excitation [59]. Besides, a simplified
loss calculation is provided and only requires ∆B in each flux
repeating cycle TB, which is ki = k/
{
2β+1πα−1 [0.2761 + 1.706/(α+ 1.354)]
}
PCore,v =
ki(∆B)
β−α
TB
∑
i
(∣∣∣ ViNAe ∣∣∣α ·∆Ti)
(35)
Here, ki is a constant determined by each core material
parameters and Vi is the applied voltage across the inductor
during the ith time period ∆Ti. Note that the sum of each ∆Ti
should be equal to the cycle TB. If TB is seen as one switching
cycle TS, then ∆B is the peak-peak flux density within TS.
However, in PFC applications, as shown in Fig. 15, the
variety in the ac input voltage will cause the differences of
∆B in every switching cycle. Thus, in order to apply the core
loss calculation expression, ∆B needs to be updated within
every switching cycle. A similar method is also used in [57]
to estimate the boost type PFC inductor core loss.
In this design, iL1,pk,j in the jth switching cycle is used
to calculate Hmax,j by (31) and Hmin,j is considered as zero.
Then, the H-B curve fitting equation provided in [58] is used
to compute ∆Bj. Finally, Pcore,v is estimated by
ki = k/
{
2β+1πα−1 [0.2761 + 1.706/(α+ 1.354)]
}
PCore,v,j =
ki
TS
(∆Bj)
β−α
[(
vin,j
NAe
)α
Ton +
(
VC1
NAe
)α
Toff,S
]
Pcore,v =
1
TL/2
fS/(2fL)∑
j=1
(Pcore,v,j · TS)
(36)
where Ton can be derived by referring to [16] and Toff,S can
be expressed by Ton through the inductor volt-second balance.
TABLE III. STORED MOSFETS IN CONVENTIONAL BUCK-BOOST AT
90-VAC INPUT, 100-W RATED POWER
No. MOSFETs Heatsinks
Tj,cal
(90± 2◦C) Ploss (W) Cost (e) Vol. (cm
3)
1 IPW65R045C7 7.0 ◦C/W 92 3.18 8.10 29.36
2 IPW65R045C7 6.8 ◦C/W 91 3.18 7.51 30.72
3 IPW65R065C7 8.8 ◦C/W 91 2.45 5.96 23.66
4 IPW65R095C7 10.2 ◦C/W 90 2.09 4.34 18.40
5∗ IPW65R125C7 11.4 ◦CW 92 1.97 3.23 12.71
6∗ IPW65R125C7 10.2 ◦C/W 89 1.95 3.73 18.40
7∗ IPW65R190C7 10.2 ◦C/W 92 2.10 3.08 18.40
8 IPW65R190C7 8.8 ◦C/W 89 2.07 3.54 23.66
∗ Note: No. 5 has the minimal volume, No. 6 the min. power losses, and No. 7 the min. cost.
IV. BENCHMARKING RESULTS
A. Stored Component Selection
The proposed design procedure generates the stored com-
ponent/combination lists and users select the final solutions
based on their design priorities. For example, Table III lists
the stored MOSFETs with heatsinks in the conventional buck-
boost. Comparing the power losses in Table III, it indicates that
MOSFETs with lower Ron,S (e.g., IPW65R045C7 Ron,S = 45
mΩ) do not ensure the lower power losses since the power
losses include switching losses and conduction losses and a
good selection of the specific MOSFET should be based on
the balancing between the losses at a target load condition
[46]. That is also one of the reasons why this consistent
design procedure is needed to implement the same design
specifications and then give a fair performance assessment for
each compared topology.
In this design case, the cost is the most concerned design
target since the buck-boost PFC converter is usually adopted
in cost-sensitive applications [6], [34]. Thus, the combination
(MOSFET + Heatsink) of No. 7 in Table III is finally selected.
Similarly, if the design target is the minimal power loss, No. 6
should be chosen; if the design target is the minimal volume,
No. 5 is preferred.
Table IV shows the final selected components for convert-
ers, based on the minimal cost design target at the 90-Vac
input, 100-W output condition (max. current stress condition).
Moreover, the minimal cost, minimal power loss, and minimal
volume design target-based comparison results are also given
in Figs. 16-18. Note that in Fig. 18, when using the minimal
volume as the first design target, the component selection has
multiple-options and the second design target is required to
finally select one component. This is because some stored
components may have the same volume although they have
different performance, e.g., cores 0077930A7 and 0077934A7
with the same OD size are stored for users and another
selection rule is needed from users to finally determine one.
Thus, in Fig. 18, apart from the minimal volume design
target, the minimal cost design target is taken as the second
design priority to further size the stored components. Then,
for the IPOS and IPOP buck-boost PFC converters, their
final total volumes under the minimal volume design are
actually the same as that under the minimal cost design,
which means that the converters achieve minimal cost and
volume simultaneously. This can be explained by that for the
main components of determining the converter volume, e.g.,
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TABLE IV. MINIMAL COST DESIGN BASED COMPONENT SELECTION AT 90-VAC INPUT, 100-W RATED POWER
Buck-boost
converters
Ind.∗
(WF∈ 35% ∼ 40%)
S + Hs ∗
(Tj,cal ∈ 90± 2 ◦C)
Cap ∗
(Tj,cal ∈ 70± 2 ◦C)
D + Hs ∗
(Tj,cal ∈ 95± 2 ◦C)
DR + Hs ∗
(Tj,cal ∈ 100± 2 ◦C)
Conv.
buck-boost
0077930A7×1
(110 µH)
IPW65R190C7×1 (650 V)
SW38-2G×1 (10.2 ◦C/W)
LLS2D152MELC×1
(200 V / 1500 µF)
IDH06G65C5×1 (650 V)
507302B00000G×1 (24.5 ◦C/W)
BU1006×1 (600 V)
None
IPOS
buck-boost
0077930A7×2
(110 µH each)
IPW50R250C7×2 (500 V)
507302B00000G×2 (24.5 ◦C/W)
LLS2A332MELA×2
(100 V / 3300 µF)
IDH06G65C5×2 (650 V)
507302B00000G×2 (24.5 ◦C/W)
IDH06G65C5×2 (650 V)
None
IPOP
buck-boost
0077930A7×2
(110 µH each)
IPW65R190C7×2 (650 V)
507302B00000G×2 (24.5 ◦C/W)
LLS2D152MELC×1
(200 V / 1500 µF)
IDH06G65C5×2 (650 V)
None
IDH06G65C5×2 (650 V)
None
∗ Note: “Ind.” represents the inductor, “S” the switch, “Hs” the heatsink, “Cap” the capacitor, “D” the diode, and “DR” the diode rectifier.
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Fig. 16. Minimal cost design target-based comparison results in terms of (a) cost, (b) volume, and (c) power loss at the 110-Vac, 100-W rated power.
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Fig. 17. Minimal power loss design target-based comparison results in terms of (a) cost, (b) volume, and (c) power loss at the 110-Vac, 100-W rated power.
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Fig. 18. Minimal volume design target-based comparison results in terms of (a) cost, (b) volume, and (c) power loss at the 110-Vac, 100-W rated power.
heatsinks and inductor cores, their volumes correlate the costs
positively (cf., (6) and (7)). Then, the minimal volume design
may also lead to the minimal cost.
B. Consistent Design Results (min. cost design)
Cost comparison: As shown in Fig. 16(a), the conventional
buck-boost has the lowest material cost, only around 63% of
the compared IPOP and IPOS buck-boost.On the other hand,
seeing the “S + Hs” column in Table IV, due to the adoption of
a lower voltage rating (500 V) MOSFET, the IPOS buck-boost
has a 2.3% lower cost than the IPOP buck-boost.
Volume comparison: Regarding the volume in Fig. 16(b),
the IPOS buck-boost has the largest volume among the com-
pared converters. Meanwhile, in the conventional and IPOP
buck-boost, although the same MOSFET IPW65R190C7 is
selected (cf., “S + Hs” in Table IV), a larger and more
expensive heatsink is required in the conventional buck-boost
since the dual-component sets in the bridgeless topology have
a better heat dissipation ability. Thus, the IPOP buck-boost has
a 10.3% less volume than the conventional buck-boost. These
results imply that the dual component-based bridgeless type
topologies may have a smaller volume than their conventional
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Fig. 19. Experimental prototypes based on the minimal cost design target.
The IPOP buck-boost PFC converter has the minimal volume among the three
compared converters.
counterparts under a consistent design.
Power loss comparison: As shown in Fig. 16(c), the IPOP
buck-boost has the minimum power loss among the compared
converters. Besides, referring to “D + Hs” in Fig. 16(c), the
IPOS buck-boost has twice larger conduction losses in the
output diodes compared to the other converters, which agrees
with the waveforms of iD1 and iD in Fig. 10. The high power
losses in the output diodes of the IPOS buck-boost leads
to poor efficiency in heavy load conditions and the use of
heatsinks, which is not employed in the IPOP buck-boost (cf.,
“D + Hs” in Table IV).
In addition, comparing the three converters in Figs. 16-
18, although different quantitative comparison results are
revealed, a similar comparative conclusion can be drawn. It
indicates that within the same design target, the IPOP buck-
boost shows the lowest power loss and volume among the
compared converters. Meanwhile, the conventional buck-boost
has the lowest cost among the compared converters. As for
the IPOS buck-boost, it has a slightly lower cost than its
IPOP counterpart but with the disadvantage of higher volume
and power losses, which can be seen only as a compromising
solution between the conventional and IPOP buck-boost.
In summary, by implementing this consistent design pro-
cedure, users can choose the most-suitable topology based
on the quantitative comparison results. On the other hand, if
other topology comparisons are required, users mainly need
to analyze compared topologies, build a consistent database,
and replace the key component expressions in the electrical
models. Notably, some details (e.g., the change of thermal
resistance network when none heatsink is employed, the
voltage change across inductor core in each switching cycle,
etc.) still need extra attentions as introduced in this section.
V. EXPERIMENTAL RESULTS
Based on Table IV, the conventional buck-boost, IPOS
buck-boost, and IPOP buck-boost PFC converters, shown in
Fig. 8, are designed under the minimal cost target. The three
converters adopt the same single loop control with the same
proportional-integral (PI) parameters, implemented in a digital
signal processor (DSP) TMS320F28335. Fig. 19 shows the
photos of the three prototypes and their volume comparison
results match the aforementioned theoretical analysis. Figs. 20
and 21 show the measured efficiency ηe, PF, and THDi curves,
respectively. Figs. 22-24 present the experimental waveforms
of the converters in the 100-W output condition.
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Fig. 20. Measured efficiency curves of the conventional buck-boost, IPOS
buck-boost, and IPOP buck-boost PFC converters over different loads.
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Fig. 21. Measured PF and THDi curves of the conventional buck-boost, IPOS
buck-boost, and IPOP buck-boost PFC converters over different loads.
In Fig. 20, the IPOP buck-boost has the highest efficiency
(91.1%) in the 100-W output condition and the IPOS buck-
boost ranks the second (90.6%), followed by the conventional
one (89.7%). According to the measured efficiency, the IPOP
buck-boost, IPOS buck-boost, and conventional buck-boost
have total power losses, as 9.7 W, 10.4 W, and 11.4 W,
respectively, which are different from the results in Fig. 16
This is mainly due to the RCD snubber circuits across the
switches for voltage spike absorption, calculation errors of ∆B
for core losses, the neglect of the switching losses in the input
rectifier diodes (key parameters not available in datasheets).
As observed in Figs. 21, 22(a), 23(a), and 24(a), the com-
pared converters have almost the same PF (close to unity) and
THDi. Meanwhile, their output voltage ripples vo,rip are also
similar and within the design target. Besides, compared to the
conventional and IPOP buck-boost, the IPOS buck-boost has
lower voltage stresses across semiconductors, which reduce the
switching losses. The specific peak VDS in the conventional,
IPOS, and IPOP converters are 325 V, 255 V, and 330 V,
close to the theoretical values, 316 V, 236 V, and 316 V,
respectively. Errors may come from measurements and the
non-ideal switching due to parasitics. As shown in Fig. 20,
the lower switching losses in the semiconductors allow the
IPOS buck-boost to have a higher efficiency than the other two
converters in relatively light load conditions, where switching
losses dominate the total power losses.
Furthermore, the zoom-in experimental waveforms are
shown in Figs. 22(c), 23(c), and 24(c). The discharging period
of the inductor in the IPOS buck-boost (12 µs) is twice larger
than that of the IPOP and conventional buck-boost (6 µs),
which verifies the power loss analysis about the output diodes
(cf., Section IV-B). The higher conduction losses of the output
diodes in the IPOS buck-boost lead to the lower efficiency in
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Fig. 24. Experimental waveforms of the IPOP buck-boost at the 110-Vac input voltage: (a) input voltage vin [100 V/div], input current iin [2 A/div], output
voltage Vo [250 V/div], output voltage ripple vo,rip [1 V/div], and time [4 ms/div], (b) reverse voltages VDS, Vre,D [250 V/div], inductor currents iL1, iL2
[10 A/div], and time [4 ms/div], and (c) zoom-in of (b), time [10 µs/div].
heavy load conditions (cf., Fig. 20).
Besides, the dynamic performance of the IPOS buck-boost
is tested to show the voltage auto-balance between the two out-
put capacitors and the closed-loop control effectiveness. Fig.
25 presents the experimental waveforms. It can be observed
in Fig. 25 that the converter achieves equal capacitor voltages
VC1 and VC2 (CH2 and CH4) in steady-state. After the load
transitions, Vo, VC1 and VC2 can remain stable.
VI. CONCLUSION
Bridgeless topology simplification guidelines are proposed
to systematically simplify the dual-converter cell-based IPOP
and IPOS bridgeless topologies to identify, category, and
derive different bridgeless topology families. Meanwhile, the
simplification methods are applied to the exemplified converter
cells to show how the simplified topologies, categorized as S-
IPOP, S-I-IPOS, and S-II-IPOS (cf., Fig. 2∼Fig. 6). Moreover,
combining the state-of-the-art bridgeless topologies, these ob-
tained simplified topologies are reviewed in comparison with
their original IPOP and IPOS topologies and their performance
discussions are presented in Section II-D. Besides, several
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Fig. 25. Dynamic tests at the 110-Vac input voltage (output voltage Vo [50
V/div], capacitor voltages VC1, VC2 [50 V/div], input current iin [2 A/div],
and time [400 ms/div]): (a) 100 W to 50 W and (b) 50 W to 100 W.
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special cases of the topology simplifications are given to
explain why and how they are modified.
Additionally, based on the same design specifications, a
consistent design procedure is proposed for a fair quantitative
topology benchmarking, which only includes the same series
components in the database and considers each component’s
cost, thermal, and electrical models to conduct component
selections in the compared topologies. As case studies, given
the penalty of using tapped inductors in the S-I-IPOS and
S-II-IPOS buck-boost (cf., Section II-D), only the IPOP buck-
boost (also seen as S-IPOP buck-boost) and IPOS buck-boost,
along with the conventional one are selected and compared
by applying the consistent design. The obtained benchmarking
results imply that among the compared topologies, the IPOP
buck-boost has the minimum volume and lowest power losses
at the rated power. However, the component cost of the
conventional buck-boost is only around 63% of the IPOS and
IPOP buck-boost. Finally, tests of the three prototypes verify
the theoretical analysis.
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